From: "H.J. Lu via Libc-alpha" <libc-alpha@sourceware.org>
To: GNU C Library <libc-alpha@sourceware.org>
Subject: Re: [PATCH 0/5] Update <sys/platform/x86.h> for ISE revision 041
Date: Fri, 9 Oct 2020 09:49:13 -0700 [thread overview]
Message-ID: <CAMe9rOqyR3rYr6JOL2RLY5C890ZuFrju-nwhj5hNX0a3Ob3PSw@mail.gmail.com> (raw)
In-Reply-To: <20201008161232.135513-1-hjl.tools@gmail.com>
On Thu, Oct 8, 2020 at 9:12 AM H.J. Lu <hjl.tools@gmail.com> wrote:
>
> Update CPUID support in <sys/platform/x86.h> for Intel Architecture
> Instruction Set Extensions and Future Features Programming Reference
> revision 041:
>
> https://software.intel.com/content/www/us/en/develop/download/intel-architecture-instruction-set-extensions-programming-reference.html
>
> for Intel UINTR, AVX512_FP16, AVX-VNNI, Intel HRESET, Fast Short REP CMP
> and SCA (FSRCS), Fast Short REP STO (FSRS) and Fast Zero-Length REP MOV
> (FZLRM).
>
> H.J. Lu (5):
> <sys/platform/x86.h>: Add Intel UINTR support
> <sys/platform/x86.h>: Add AVX512_FP16 support
> <sys/platform/x86.h>: Add AVX-VNNI support
> <sys/platform/x86.h>: Add Intel HRESET support
> <sys/platform/x86.h>: Add FSRCS/FSRS/FZLRM support
>
> manual/platform.texi | 21 +++++++++++++++++++++
> sysdeps/x86/cpu-features.c | 7 +++++++
> sysdeps/x86/sys/platform/x86.h | 27 +++++++++++++++++++++------
> sysdeps/x86/tst-get-cpu-features.c | 12 ++++++++++++
> 4 files changed, 61 insertions(+), 6 deletions(-)
>
I am checking them in.
--
H.J.
prev parent reply other threads:[~2020-10-09 16:49 UTC|newest]
Thread overview: 7+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-10-08 16:12 [PATCH 0/5] Update <sys/platform/x86.h> for ISE revision 041 H.J. Lu via Libc-alpha
2020-10-08 16:12 ` [PATCH 1/5] <sys/platform/x86.h>: Add Intel UINTR support H.J. Lu via Libc-alpha
2020-10-08 16:12 ` [PATCH 2/5] <sys/platform/x86.h>: Add AVX512_FP16 support H.J. Lu via Libc-alpha
2020-10-08 16:12 ` [PATCH 3/5] <sys/platform/x86.h>: Add AVX-VNNI support H.J. Lu via Libc-alpha
2020-10-08 16:12 ` [PATCH 4/5] <sys/platform/x86.h>: Add Intel HRESET support H.J. Lu via Libc-alpha
2020-10-08 16:12 ` [PATCH 5/5] <sys/platform/x86.h>: Add FSRCS/FSRS/FZLRM support H.J. Lu via Libc-alpha
2020-10-09 16:49 ` H.J. Lu via Libc-alpha [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
List information: https://www.gnu.org/software/libc/involved.html
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=CAMe9rOqyR3rYr6JOL2RLY5C890ZuFrju-nwhj5hNX0a3Ob3PSw@mail.gmail.com \
--to=libc-alpha@sourceware.org \
--cc=hjl.tools@gmail.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for read-only IMAP folder(s) and NNTP newsgroup(s).