From: "Maciej W. Rozycki via Libc-alpha" <libc-alpha@sourceware.org>
To: Alistair Francis <alistair.francis@wdc.com>
Cc: libc-alpha@sourceware.org
Subject: Re: [PATCH v4 12/18] RISC-V: Add the RV32 libm-test-ulps
Date: Tue, 18 Aug 2020 16:06:05 +0100 (BST) [thread overview]
Message-ID: <alpine.LFD.2.21.2008181557110.24175@redsun52.ssa.fujisawa.hgst.com> (raw)
In-Reply-To: <51761c15e515eb8c90be7312454198454f59c0cd.1597243100.git.alistair.francis@wdc.com>
On Wed, 12 Aug 2020, Alistair Francis wrote:
> Add a libm-test-ulps for RV32, this is the same as the RV64 one.
>
> This dosn't match what is generated by running `make regen-ulps` on RV32
> QEMU, but the current in tree RV64 doesn't match that either.
The differences have been discussed from:
<https://sourceware.org/pipermail/libc-alpha/2020-July/116213.html> on,
and the course of action to track the origin down specifically here:
<https://sourceware.org/pipermail/libc-alpha/2020-July/116346.html>.
Given the proposed change makes RV32 ulps identical to RV64 ones this
patch looks good to me. The differences between hardware and QEMU results
are irrelevant to RV32 support and need to be sorted separately.
Reviewed-by: Maciej W. Rozycki <macro@wdc.com>
Maciej
next prev parent reply other threads:[~2020-08-18 15:06 UTC|newest]
Thread overview: 38+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-08-12 14:40 [PATCH v4 00/18] glibc port for 32-bit RISC-V (RV32) Alistair Francis via Libc-alpha
2020-08-12 14:40 ` [PATCH v4 01/18] RISC-V: Use 64-bit time_t and off_t for RV32 and RV64 Alistair Francis via Libc-alpha
2020-08-12 14:40 ` [PATCH v4 02/18] RISC-V: Cleanup some of the sysdep.h code Alistair Francis via Libc-alpha
2020-08-17 13:53 ` Maciej W. Rozycki via Libc-alpha
2020-08-18 17:37 ` Carlos O'Donell via Libc-alpha
2020-08-21 17:13 ` Maciej W. Rozycki via Libc-alpha
2020-08-12 14:40 ` [PATCH v4 03/18] RISC-V: Use 64-bit-time syscall numbers with the 32-bit port Alistair Francis via Libc-alpha
2020-08-17 14:07 ` Maciej W. Rozycki via Libc-alpha
2020-08-12 14:40 ` [PATCH v4 04/18] RISC-V: Add support for 32-bit vDSO calls Alistair Francis via Libc-alpha
2020-08-17 14:10 ` Maciej W. Rozycki via Libc-alpha
2020-08-18 1:35 ` Kito Cheng via Libc-alpha
2020-08-12 14:41 ` [PATCH v4 05/18] RISC-V: Support dynamic loader for the 32-bit Alistair Francis via Libc-alpha
2020-08-12 14:41 ` [PATCH v4 07/18] sysv/linux: riscv: Fix dl-cache.h indentation Alistair Francis via Libc-alpha
2020-08-17 14:21 ` Maciej W. Rozycki via Libc-alpha
2020-08-12 14:41 ` [PATCH v4 08/18] RISC-V: Add arch-syscall.h for RV32 Alistair Francis via Libc-alpha
2020-08-12 17:38 ` Joseph Myers
2020-08-12 18:14 ` Alistair Francis via Libc-alpha
2020-08-12 14:41 ` [PATCH v4 09/18] RISC-V: Support the 32-bit ABI implementation Alistair Francis via Libc-alpha
2020-08-18 13:35 ` Maciej W. Rozycki via Libc-alpha
2020-08-12 14:41 ` [PATCH v4 10/18] RISC-V: Hard float support for 32-bit Alistair Francis via Libc-alpha
2020-08-18 14:37 ` Maciej W. Rozycki via Libc-alpha
2020-08-12 14:41 ` [PATCH v4 11/18] RISC-V: Add 32-bit ABI lists Alistair Francis via Libc-alpha
2020-08-18 14:42 ` Maciej W. Rozycki via Libc-alpha
2020-08-12 14:41 ` [PATCH v4 12/18] RISC-V: Add the RV32 libm-test-ulps Alistair Francis via Libc-alpha
2020-08-18 15:06 ` Maciej W. Rozycki via Libc-alpha [this message]
2020-08-18 15:02 ` Alistair Francis via Libc-alpha
2020-08-12 14:41 ` [PATCH v4 13/18] RISC-V: Fix llrint and llround missing exceptions on RV32 Alistair Francis via Libc-alpha
2020-08-18 15:09 ` Maciej W. Rozycki via Libc-alpha
2020-08-12 14:41 ` [PATCH v4 14/18] riscv32: Specify the arch_minimum_kernel as 5.4 Alistair Francis via Libc-alpha
2020-08-18 16:43 ` Maciej W. Rozycki via Libc-alpha
2020-08-12 14:41 ` [PATCH v4 16/18] RISC-V: Add rv32 path to RTLDLIST in ldd Alistair Francis via Libc-alpha
2020-08-18 23:52 ` Maciej W. Rozycki via Libc-alpha
2020-08-12 14:42 ` [PATCH v4 17/18] Documentation for the RISC-V 32-bit port Alistair Francis via Libc-alpha
2020-08-18 23:59 ` Maciej W. Rozycki via Libc-alpha
2020-08-12 14:42 ` [PATCH v4 18/18] Add RISC-V 32-bit target to build-many-glibcs.py Alistair Francis via Libc-alpha
2020-08-19 0:00 ` Maciej W. Rozycki via Libc-alpha
2020-08-12 17:37 ` [PATCH v4 00/18] glibc port for 32-bit RISC-V (RV32) Joseph Myers
2020-08-13 14:59 ` Alistair Francis via Libc-alpha
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
List information: https://www.gnu.org/software/libc/involved.html
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=alpine.LFD.2.21.2008181557110.24175@redsun52.ssa.fujisawa.hgst.com \
--to=libc-alpha@sourceware.org \
--cc=alistair.francis@wdc.com \
--cc=macro@wdc.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for read-only IMAP folder(s) and NNTP newsgroup(s).