From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.2 (2018-09-13) on dcvr.yhbt.net X-Spam-Level: X-Spam-ASN: AS3215 2.6.0.0/16 X-Spam-Status: No, score=-4.0 required=3.0 tests=AWL,BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,MAILING_LIST_MULTI, RCVD_IN_DNSWL_HI,SPF_HELO_PASS,SPF_PASS shortcircuit=no autolearn=ham autolearn_force=no version=3.4.2 Received: from sourceware.org (server2.sourceware.org [IPv6:2620:52:3:1:0:246e:9693:128c]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (4096 bits) server-digest SHA256) (No client certificate requested) by dcvr.yhbt.net (Postfix) with ESMTPS id DA9681F601 for ; Wed, 7 Dec 2022 08:54:01 +0000 (UTC) Authentication-Results: dcvr.yhbt.net; dkim=pass (1024-bit key; secure) header.d=sourceware.org header.i=@sourceware.org header.b="NsIHsrzS"; dkim-atps=neutral Received: from server2.sourceware.org (localhost [IPv6:::1]) by sourceware.org (Postfix) with ESMTP id 1F298395B412 for ; Wed, 7 Dec 2022 08:54:01 +0000 (GMT) DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org 1F298395B412 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sourceware.org; s=default; t=1670403241; bh=+AOauslG8K4dqTuswxs3lknpzY/UvKU/3vul5hrJO8A=; h=To:Cc:Subject:Date:In-Reply-To:References:List-Id: List-Unsubscribe:List-Archive:List-Post:List-Help:List-Subscribe: From:Reply-To:From; b=NsIHsrzS9A9wJfLrNRGDmcG5XGeFK+3MudWysXkWUdeJqbL0Cln4yV/XJO1AviK1a GDDPpQUkgt+v1JIVD73MlZve1NCPHJJPeig4TWOW/RPQdChJ12Bwb7lvXuhXnGUWcq 35luemNzQ9WNSa5hz3Ax0l4KLZJCPGS2k3GkKLPk= Received: from mail-ed1-x52c.google.com (mail-ed1-x52c.google.com [IPv6:2a00:1450:4864:20::52c]) by sourceware.org (Postfix) with ESMTPS id B9D35383B6A6 for ; Wed, 7 Dec 2022 08:52:55 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.1 sourceware.org B9D35383B6A6 Received: by mail-ed1-x52c.google.com with SMTP id i15so15737797edf.2 for ; Wed, 07 Dec 2022 00:52:55 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=+AOauslG8K4dqTuswxs3lknpzY/UvKU/3vul5hrJO8A=; b=mpMGZki/0Nkdz1iNHqmn0lGyzIH/aLEqqHDEBag41UdDjDM/jPYw9wabTS+FfMCoa4 jFBssCMOUNvcF6wKGzm6wYsqnaicFugDOywVa9eO7tIGIYUYi2WvzrbioDD3NhOiBuus 7dlgj7lzc6K3pZ40+eH7QXXBGWANMwY8bt7fiijdmlD+fQdWJO46uiW2oOvYigiFbKti sh4V0T5KZrpNLLw6vbukTwmR14KaOQY7dewgTaa13Z9+YLTzHJYzsLlnhbWQwIdTTM0A oLbxg8Y0gNVbMU8LwJBJ+Mry/2KXcwDf0fSnJh4uVWP3fFBklzBD9SMDPOwERz+ukP/n K9BQ== X-Gm-Message-State: ANoB5pnxWeBzL3oBh2IdLKTINn2cyIOsATOBwEW6C8lc19zrbth+BHNX hJtyQZ6WXnQp/YqP19tU1gmKEIcbeSI= X-Google-Smtp-Source: AA0mqf75G4KWD9YVcWxdtdtbqq/gLmrFX8AGe6RVDt9H4GQ1b1ShvAqetAJjwTJPCIl75QiMNWbEvw== X-Received: by 2002:aa7:d85a:0:b0:46b:81a8:1ff6 with SMTP id f26-20020aa7d85a000000b0046b81a81ff6mr32369529eds.174.1670403174786; Wed, 07 Dec 2022 00:52:54 -0800 (PST) Received: from noahgold-desk.lan (2603-8080-1301-76c6-feb7-1b9b-f2dd-08f7.res6.spectrum.com. [2603:8080:1301:76c6:feb7:1b9b:f2dd:8f7]) by smtp.gmail.com with ESMTPSA id k17-20020aa7c051000000b0046bd3b366f9sm1931767edo.32.2022.12.07.00.52.53 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 07 Dec 2022 00:52:54 -0800 (PST) To: libc-alpha@sourceware.org Cc: goldstein.w.n@gmail.com, hjl.tools@gmail.com, andrey.kolesov@intel.com, carlos@systemhalted.org Subject: [PATCH v1 08/27] x86/fpu: Update rodata usage in svml_s_atanhf16_core_avx512.S Date: Wed, 7 Dec 2022 00:52:17 -0800 Message-Id: <20221207085236.1424424-8-goldstein.w.n@gmail.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20221207085236.1424424-1-goldstein.w.n@gmail.com> References: <20221207085236.1424424-1-goldstein.w.n@gmail.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-BeenThere: libc-alpha@sourceware.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Libc-alpha mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , From: Noah Goldstein via Libc-alpha Reply-To: Noah Goldstein Errors-To: libc-alpha-bounces+e=80x24.org@sourceware.org Sender: "Libc-alpha" No changes to the logic, just change how rodata is handled. 1. Define the rodatas using the new macros so they check that the offset is correct. 2. Use common data where applicable. --- .../multiarch/svml_s_atanhf16_core_avx512.S | 416 +++++++----------- 1 file changed, 171 insertions(+), 245 deletions(-) diff --git a/sysdeps/x86_64/fpu/multiarch/svml_s_atanhf16_core_avx512.S b/sysdeps/x86_64/fpu/multiarch/svml_s_atanhf16_core_avx512.S index 07094cc82f..4e6af8ddf9 100644 --- a/sysdeps/x86_64/fpu/multiarch/svml_s_atanhf16_core_avx512.S +++ b/sysdeps/x86_64/fpu/multiarch/svml_s_atanhf16_core_avx512.S @@ -31,101 +31,96 @@ * */ -/* Offsets for data table __svml_satanh_data_internal_avx512 and - __svml_satanh_data_internal_avx512_al64. Ordered by use in the - function. On cold-starts this might help the prefetcher. Possibly - a better idea is to interleave start/end so that the prefetcher is - less likely to detect a stream and pull irrelivant lines into - cache. */ - -/* Offset into __svml_satanh_data_internal_avx512. 4-byte aligned as - the memory is broadcast to {1to16}. */ -#define AbsMask 0 - -/* Offset into __svml_satanh_data_internal_avx512_al64. The full value - is used here. */ -#define One 0 -#define AddB5 64 -#define RcpBitMask 128 -#define Log_tbl_L_lo 192 -#define Log_tbl_L_hi 256 -#define Log_tbl_H_lo 320 -#define Log_tbl_H_hi 384 -#define L2H 448 -#define L2L 512 -#define poly_coeff3 576 -#define poly_coeff2 640 -#define poly_coeff1 704 +#define LOCAL_DATA_NAME __svml_satanh_data_internal +#include "svml_s_common_evex512_rodata_offsets.h" + +/* Offsets for data table __svml_satanh_data_internal are Ordered by + use in the function. On cold-starts this might help the + prefetcher. Possibly a better idea is to interleave start/end so + that the prefetcher is less likely to detect a stream and pull + irrelivant lines into cache. */ + +/* Offset into __svml_satanh_data_internal. 64 bytes each. */ +#define AddB5 0 +#define RcpBitMask 64 +#define Log_tbl_L_lo 128 +#define Log_tbl_L_hi 192 +#define Log_tbl_H_lo 256 +#define Log_tbl_H_hi 320 +#define L2H 384 +#define L2L 448 +#define poly_coeff3 512 +#define poly_coeff2 576 +#define poly_coeff1 640 -#include -#define ATANHF_DATA(x) ((x)+__svml_satanh_data_internal_avx512_al64) +#include .section .text.evex512, "ax", @progbits ENTRY(_ZGVeN16v_atanhf_skx) - vandps AbsMask+__svml_satanh_data_internal_avx512(%rip){1to16}, %zmm0, %zmm6 - vmovups ATANHF_DATA(One)(%rip), %zmm4 + vandps COMMON_DATA(_AbsMask)(%rip){1to16}, %zmm0, %zmm6 + vmovups COMMON_DATA(_OneF)(%rip), %zmm4 - /* 1+y */ + /* 1+y. */ vaddps {rn-sae}, %zmm4, %zmm6, %zmm9 - /* 1-y */ + /* 1-y. */ vsubps {rn-sae}, %zmm6, %zmm4, %zmm8 - /* round reciprocals to 1+5b mantissas */ - vmovups ATANHF_DATA(AddB5)(%rip), %zmm14 - vmovups ATANHF_DATA(RcpBitMask)(%rip), %zmm1 + /* round reciprocals to 1+5b mantissas. */ + vmovups LOCAL_DATA(AddB5)(%rip), %zmm14 + vmovups LOCAL_DATA(RcpBitMask)(%rip), %zmm1 - /* RcpP ~ 1/Yp */ + /* RcpP ~ 1/Yp. */ vrcp14ps %zmm9, %zmm12 - /* RcpM ~ 1/Ym */ + /* RcpM ~ 1/Ym. */ vrcp14ps %zmm8, %zmm13 - /* Yp_high */ + /* Yp_high. */ vsubps {rn-sae}, %zmm4, %zmm9, %zmm2 - /* -Ym_high */ + /* -Ym_high. */ vsubps {rn-sae}, %zmm4, %zmm8, %zmm5 - /* input outside (-1, 1) ? */ + /* input outside (-1, 1) ? */ vpaddd %zmm14, %zmm12, %zmm15 vpaddd %zmm14, %zmm13, %zmm12 - /* Yp_low */ + /* Yp_low. */ vsubps {rn-sae}, %zmm2, %zmm6, %zmm3 vandps %zmm1, %zmm15, %zmm7 vandps %zmm1, %zmm12, %zmm12 - /* Ym_low */ + /* Ym_low. */ vaddps {rn-sae}, %zmm5, %zmm6, %zmm5 - /* Reduced argument: Rp = (RcpP*Yp - 1)+RcpP*Yp_low */ + /* Reduced argument: Rp = (RcpP*Yp - 1)+RcpP*Yp_low. */ vfmsub213ps {rn-sae}, %zmm4, %zmm7, %zmm9 - /* Reduced argument: Rm = (RcpM*Ym - 1)+RcpM*Ym_low */ + /* Reduced argument: Rm = (RcpM*Ym - 1)+RcpM*Ym_low. */ vfmsub213ps {rn-sae}, %zmm4, %zmm12, %zmm8 - vmovups ATANHF_DATA(Log_tbl_L_lo)(%rip), %zmm10 - vmovups ATANHF_DATA(Log_tbl_L_hi)(%rip), %zmm13 + vmovups LOCAL_DATA(Log_tbl_L_lo)(%rip), %zmm10 + vmovups LOCAL_DATA(Log_tbl_L_hi)(%rip), %zmm13 - /* exponents */ + /* exponents. */ vfmadd231ps {rn-sae}, %zmm7, %zmm3, %zmm9 vgetexpps {sae}, %zmm7, %zmm15 - /* Table lookups */ + /* Table lookups. */ vfnmadd231ps {rn-sae}, %zmm12, %zmm5, %zmm8 vgetexpps {sae}, %zmm12, %zmm14 - /* Prepare table index */ + /* Prepare table index. */ vpsrld $18, %zmm7, %zmm3 vpsrld $18, %zmm12, %zmm2 - vmovups ATANHF_DATA(Log_tbl_H_lo)(%rip), %zmm11 - vmovups ATANHF_DATA(Log_tbl_H_hi)(%rip), %zmm7 - /* Km-Kp */ + vmovups LOCAL_DATA(Log_tbl_H_lo)(%rip), %zmm11 + vmovups LOCAL_DATA(Log_tbl_H_hi)(%rip), %zmm7 + /* Km-Kp. */ vmovaps %zmm3, %zmm5 vpermi2ps %zmm13, %zmm10, %zmm3 @@ -135,35 +130,35 @@ ENTRY(_ZGVeN16v_atanhf_skx) vsubps {rn-sae}, %zmm15, %zmm14, %zmm1 vsubps {rn-sae}, %zmm3, %zmm10, %zmm7 - /* K*L2H + Th */ - vmovups ATANHF_DATA(L2H)(%rip), %zmm2 + /* K*L2H + Th. */ + vmovups LOCAL_DATA(L2H)(%rip), %zmm2 - /* K*L2L + Tl */ - vmovups ATANHF_DATA(L2L)(%rip), %zmm3 + /* K*L2L + Tl. */ + vmovups LOCAL_DATA(L2L)(%rip), %zmm3 - /* table values */ + /* table values. */ vsubps {rn-sae}, %zmm5, %zmm11, %zmm5 vfmadd231ps {rn-sae}, %zmm1, %zmm2, %zmm5 vfmadd213ps {rn-sae}, %zmm7, %zmm3, %zmm1 - /* polynomials */ - vmovups ATANHF_DATA(poly_coeff3)(%rip), %zmm7 - vmovups ATANHF_DATA(poly_coeff2)(%rip), %zmm10 + /* polynomials. */ + vmovups LOCAL_DATA(poly_coeff3)(%rip), %zmm7 + vmovups LOCAL_DATA(poly_coeff2)(%rip), %zmm10 vmovaps %zmm10, %zmm14 vfmadd231ps {rn-sae}, %zmm9, %zmm7, %zmm10 vfmadd231ps {rn-sae}, %zmm8, %zmm7, %zmm14 - vmovups ATANHF_DATA(poly_coeff1)(%rip), %zmm12 + vmovups COMMON_DATA(_Neg5F)(%rip), %zmm12 vfmadd213ps {rn-sae}, %zmm12, %zmm9, %zmm10 vfmadd213ps {rn-sae}, %zmm12, %zmm8, %zmm14 vfmadd213ps {rn-sae}, %zmm4, %zmm9, %zmm10 vfmadd213ps {rn-sae}, %zmm4, %zmm8, %zmm14 - /* (K*L2L + Tl) + Rp*PolyP */ + /* (K*L2L + Tl) + Rp*PolyP. */ vfmadd213ps {rn-sae}, %zmm1, %zmm9, %zmm10 /* zmm12 = zmm12 & (zmm4 | zmm0). */ vpternlogq $0xe0, %zmm0, %zmm4, %zmm12 - /* (K*L2L + Tl) + Rp*PolyP -Rm*PolyM */ + /* (K*L2L + Tl) + Rp*PolyP -Rm*PolyM. */ vfnmadd213ps {rn-sae}, %zmm5, %zmm8, %zmm14 vaddps {rn-sae}, %zmm14, %zmm10, %zmm8 @@ -171,9 +166,9 @@ ENTRY(_ZGVeN16v_atanhf_skx) kmovw %k0, %edx testl %edx, %edx - /* Go to special inputs processing branch */ + /* Go to special inputs processing branch. */ jne L(SPECIAL_VALUES_BRANCH) - # LOE rbx r12 r13 r14 r15 zmm0 zmm8 zmm12 + vmulps {rn-sae}, %zmm12, %zmm8, %zmm0 /* No register to restore on fast path. */ @@ -181,24 +176,24 @@ ENTRY(_ZGVeN16v_atanhf_skx) /* Cold case. edx has 1s where there was a special value that needs to be handled by a atanhf call. Optimize for code size - more so than speed here. */ + more so than speed here. */ L(SPECIAL_VALUES_BRANCH): - # LOE rbx rdx r12 r13 r14 r15 zmm0 zmm8 zmm12 - /* Use r13 to save/restore the stack. This allows us to use rbp as - callee save register saving code size. */ + + /* Use r13 to save/restore the stack. This allows us to use rbp as + callee save register saving code size. */ pushq %r13 - cfi_adjust_cfa_offset(8) - cfi_offset(r13, -16) - /* Need to callee save registers to preserve state across tanhf calls. - */ + cfi_adjust_cfa_offset (8) + cfi_offset (r13, -16) + /* Need to callee save registers to preserve state across tanhf + calls. */ pushq %rbx - cfi_adjust_cfa_offset(8) - cfi_offset(rbx, -24) + cfi_adjust_cfa_offset (8) + cfi_offset (rbx, -24) pushq %rbp - cfi_adjust_cfa_offset(8) - cfi_offset(rbp, -32) + cfi_adjust_cfa_offset (8) + cfi_offset (rbp, -32) movq %rsp, %r13 - cfi_def_cfa_register(r13) + cfi_def_cfa_register (r13) /* Align stack and make room for 2x zmm vectors. */ andq $-64, %rsp @@ -208,16 +203,17 @@ L(SPECIAL_VALUES_BRANCH): vmovaps %zmm0, 64(%rsp) vzeroupper - /* edx has 1s where there was a special value that needs to be handled - by a atanhf call. */ + /* edx has 1s where there was a special value that needs to be + handled by a atanhf call. */ movl %edx, %ebx L(SPECIAL_VALUES_LOOP): - # LOE rbx rbp r12 r13 r14 r15 - /* use rbp as index for special value that is saved across calls to - atanhf. We technically don't need a callee save register here as offset - to rsp is always [0, 56] so we can restore rsp by realigning to 64. - Essentially the tradeoff is 1 extra save/restore vs 2 extra instructions - in the loop. Realigning also costs more code size. */ + + /* use rbp as index for special value that is saved across calls + to atanhf. We technically don't need a callee save register + here as offset to rsp is always [0, 56] so we can restore + rsp by realigning to 64. Essentially the tradeoff is 1 extra + save/restore vs 2 extra instructions in the loop. Realigning + also costs more code size. */ xorl %ebp, %ebp tzcntl %ebx, %ebp @@ -230,177 +226,107 @@ L(SPECIAL_VALUES_LOOP): serialized stack/callee save restoration. */ vmovss %xmm0, (%rsp, %rbp, 4) - blsrl %ebx, %ebx + blsrl %ebx, %ebx jnz L(SPECIAL_VALUES_LOOP) - # LOE r12 r13 r14 r15 + /* All results have been written to (%rsp). */ vmovaps (%rsp), %zmm0 /* Restore rsp. */ movq %r13, %rsp - cfi_def_cfa_register(rsp) + cfi_def_cfa_register (rsp) /* Restore callee save registers. */ popq %rbp - cfi_adjust_cfa_offset(-8) - cfi_restore(rbp) + cfi_adjust_cfa_offset (-8) + cfi_restore (rbp) popq %rbx - cfi_adjust_cfa_offset(-8) - cfi_restore(rbp) + cfi_adjust_cfa_offset (-8) + cfi_restore (rbp) popq %r13 - cfi_adjust_cfa_offset(-8) - cfi_restore(r13) + cfi_adjust_cfa_offset (-8) + cfi_restore (r13) ret END(_ZGVeN16v_atanhf_skx) - .section .rodata, "a" - .align 4 -#ifdef __svml_satanh_data_internal_avx512_typedef -typedef unsigned int VUINT32; -typedef struct{ - __declspec(align(4)) VUINT32 AbsMask[1][1]; - __declspec(align(64)) VUINT32 One[16][1]; - __declspec(align(64)) VUINT32 AddB5[16][1]; - __declspec(align(64)) VUINT32 RcpBitMask[16][1]; - __declspec(align(64)) VUINT32 Log_tbl_L_lo[16][1]; - __declspec(align(64)) VUINT32 Log_tbl_L_hi[16][1]; - __declspec(align(64)) VUINT32 Log_tbl_H_lo[16][1]; - __declspec(align(64)) VUINT32 Log_tbl_H_hi[16][1]; - __declspec(align(64)) VUINT32 L2H[16][1]; - __declspec(align(64)) VUINT32 L2L[16][1]; - __declspec(align(64)) VUINT32 poly_coeff3[16][1]; - __declspec(align(64)) VUINT32 poly_coeff2[16][1]; - __declspec(align(64)) VUINT32 poly_coeff1[16][1]; -} __svml_satanh_data_internal_avx512; -#endif -__svml_satanh_data_internal_avx512: - /* Leave this at front so we can potentially save space due to - smaller alignment constraint. */ - .align 4 - /* AbsMask */ - .long 0x7fffffff - .align 64 -__svml_satanh_data_internal_avx512_al64: - /* One */ - .long 0x3f800000, 0x3f800000, 0x3f800000, 0x3f800000 - .long 0x3f800000, 0x3f800000, 0x3f800000, 0x3f800000 - .long 0x3f800000, 0x3f800000, 0x3f800000, 0x3f800000 - .long 0x3f800000, 0x3f800000, 0x3f800000, 0x3f800000 - /* AddB5 */ - .align 64 - .long 0x00020000, 0x00020000, 0x00020000, 0x00020000 - .long 0x00020000, 0x00020000, 0x00020000, 0x00020000 - .long 0x00020000, 0x00020000, 0x00020000, 0x00020000 - .long 0x00020000, 0x00020000, 0x00020000, 0x00020000 - /* RcpBitMask */ - .align 64 - .long 0xfffc0000, 0xfffc0000, 0xfffc0000, 0xfffc0000 - .long 0xfffc0000, 0xfffc0000, 0xfffc0000, 0xfffc0000 - .long 0xfffc0000, 0xfffc0000, 0xfffc0000, 0xfffc0000 - .long 0xfffc0000, 0xfffc0000, 0xfffc0000, 0xfffc0000 - /* Log_tbl_L_lo */ - .align 64 - .long 0x00000000 - .long 0x3726c39e - .long 0x38a30c01 - .long 0x37528ae5 - .long 0x38e0edc5 - .long 0xb8ab41f8 - .long 0xb7cf8f58 - .long 0x3896a73d - .long 0xb5838656 - .long 0x380c36af - .long 0xb8235454 - .long 0x3862bae1 - .long 0x38c5e10e - .long 0x38dedfac - .long 0x38ebfb5e - .long 0xb8e63c9f - /* Log_tbl_L_hi */ - .align 64 - .long 0xb85c1340 - .long 0x38777bcd - .long 0xb6038656 - .long 0x37d40984 - .long 0xb8b85028 - .long 0xb8ad5a5a - .long 0x3865c84a - .long 0x38c3d2f5 - .long 0x383ebce1 - .long 0xb8a1ed76 - .long 0xb7a332c4 - .long 0xb779654f - .long 0xb8602f73 - .long 0x38f85db0 - .long 0x37b4996f - .long 0xb8bfb3ca - /* Log_tbl_H_lo */ - .align 64 - .long 0x00000000 - .long 0x3cfc0000 - .long 0x3d780000 - .long 0x3db78000 - .long 0x3df10000 - .long 0x3e14c000 - .long 0x3e300000 - .long 0x3e4a8000 - .long 0x3e648000 - .long 0x3e7dc000 - .long 0x3e8b4000 - .long 0x3e974000 - .long 0x3ea30000 - .long 0x3eae8000 - .long 0x3eb9c000 - .long 0x3ec4e000 - /* Log_tbl_H_hi */ - .align 64 - .long 0x3ecfa000 - .long 0x3eda2000 - .long 0x3ee48000 - .long 0x3eeea000 - .long 0x3ef8a000 - .long 0x3f013000 - .long 0x3f05f000 - .long 0x3f0aa000 - .long 0x3f0f4000 - .long 0x3f13d000 - .long 0x3f184000 - .long 0x3f1ca000 - .long 0x3f20f000 - .long 0x3f252000 - .long 0x3f295000 - .long 0x3f2d7000 - /* L2H = log(2)_high */ - .align 64 - .long 0x3f317000, 0x3f317000, 0x3f317000, 0x3f317000 - .long 0x3f317000, 0x3f317000, 0x3f317000, 0x3f317000 - .long 0x3f317000, 0x3f317000, 0x3f317000, 0x3f317000 - .long 0x3f317000, 0x3f317000, 0x3f317000, 0x3f317000 - /* L2L = log(2)_low */ - .align 64 - .long 0x3805fdf4, 0x3805fdf4, 0x3805fdf4, 0x3805fdf4 - .long 0x3805fdf4, 0x3805fdf4, 0x3805fdf4, 0x3805fdf4 - .long 0x3805fdf4, 0x3805fdf4, 0x3805fdf4, 0x3805fdf4 - .long 0x3805fdf4, 0x3805fdf4, 0x3805fdf4, 0x3805fdf4 - /* poly_coeff3 */ - .align 64 - .long 0xbe800810, 0xbe800810, 0xbe800810, 0xbe800810 - .long 0xbe800810, 0xbe800810, 0xbe800810, 0xbe800810 - .long 0xbe800810, 0xbe800810, 0xbe800810, 0xbe800810 - .long 0xbe800810, 0xbe800810, 0xbe800810, 0xbe800810 - /* poly_coeff2 */ - .align 64 - .long 0x3eaab11e, 0x3eaab11e, 0x3eaab11e, 0x3eaab11e - .long 0x3eaab11e, 0x3eaab11e, 0x3eaab11e, 0x3eaab11e - .long 0x3eaab11e, 0x3eaab11e, 0x3eaab11e, 0x3eaab11e - .long 0x3eaab11e, 0x3eaab11e, 0x3eaab11e, 0x3eaab11e - /* poly_coeff1 */ - .align 64 - .long 0xbf000000, 0xbf000000, 0xbf000000, 0xbf000000 - .long 0xbf000000, 0xbf000000, 0xbf000000, 0xbf000000 - .long 0xbf000000, 0xbf000000, 0xbf000000, 0xbf000000 - .long 0xbf000000, 0xbf000000, 0xbf000000, 0xbf000000 + .section .rodata.evex512, "a" .align 64 - .type __svml_satanh_data_internal_avx512_al64, @object - .size __svml_satanh_data_internal_avx512_al64, .-__svml_satanh_data_internal_avx512_al64 - .type __svml_satanh_data_internal_avx512, @object - .size __svml_satanh_data_internal_avx512, .-__svml_satanh_data_internal_avx512 +LOCAL_DATA_NAME: + DATA_VEC (LOCAL_DATA_NAME, AddB5, 0x00020000) + DATA_VEC (LOCAL_DATA_NAME, RcpBitMask, 0xfffc0000) + + float_block (LOCAL_DATA_NAME, Log_tbl_L_lo, + 0x00000000, + 0x3726c39e, + 0x38a30c01, + 0x37528ae5, + 0x38e0edc5, + 0xb8ab41f8, + 0xb7cf8f58, + 0x3896a73d, + 0xb5838656, + 0x380c36af, + 0xb8235454, + 0x3862bae1, + 0x38c5e10e, + 0x38dedfac, + 0x38ebfb5e, + 0xb8e63c9f) + float_block (LOCAL_DATA_NAME, Log_tbl_L_hi, + 0xb85c1340, + 0x38777bcd, + 0xb6038656, + 0x37d40984, + 0xb8b85028, + 0xb8ad5a5a, + 0x3865c84a, + 0x38c3d2f5, + 0x383ebce1, + 0xb8a1ed76, + 0xb7a332c4, + 0xb779654f, + 0xb8602f73, + 0x38f85db0, + 0x37b4996f, + 0xb8bfb3ca) + float_block (LOCAL_DATA_NAME, Log_tbl_H_lo, + 0x00000000, + 0x3cfc0000, + 0x3d780000, + 0x3db78000, + 0x3df10000, + 0x3e14c000, + 0x3e300000, + 0x3e4a8000, + 0x3e648000, + 0x3e7dc000, + 0x3e8b4000, + 0x3e974000, + 0x3ea30000, + 0x3eae8000, + 0x3eb9c000, + 0x3ec4e000) + float_block (LOCAL_DATA_NAME, Log_tbl_H_hi, + 0x3ecfa000, + 0x3eda2000, + 0x3ee48000, + 0x3eeea000, + 0x3ef8a000, + 0x3f013000, + 0x3f05f000, + 0x3f0aa000, + 0x3f0f4000, + 0x3f13d000, + 0x3f184000, + 0x3f1ca000, + 0x3f20f000, + 0x3f252000, + 0x3f295000, + 0x3f2d7000) + + DATA_VEC (LOCAL_DATA_NAME, L2H, 0x3f317000) + DATA_VEC (LOCAL_DATA_NAME, L2L, 0x3805fdf4) + DATA_VEC (LOCAL_DATA_NAME, poly_coeff3, 0xbe800810) + DATA_VEC (LOCAL_DATA_NAME, poly_coeff2, 0x3eaab11e) + + .type LOCAL_DATA_NAME, @object + .size LOCAL_DATA_NAME, .-LOCAL_DATA_NAME -- 2.34.1